Archive - Chip Insights

Confessions of a static timing analysis tool

All about STA, from the horse's mouth

Jul 21 •

The most important law every chip designer should know about

It's not Moore's Law. It's not Huang's Law.

Jul 14 •

How to build a new chip architecture, ft. Nvidia

A case study in computer architecture

Jul 13 •

The Era of Full-Stack Chip Designers

What are chip design teams going to look like in the future?

Jul 6 •

June 2025

2025 YC AI Startup School - Round up

Hear from the most influential figures in AI

Jun 17 •

Power essentials for a chip architect

All you need to know about power as a chip designer

Jun 7 •

May 2025

Evolution of HDLs - Part 2: Keeping up with Moore's Law

How VHDL and Verilog evolved into to their current form

May 31 •

March 2025

The Computer Engineering Game

Navigating life as a computer engineering student

Mar 22 •

Evolution of HDLs - Part 1: The birth of VHDL and Verilog

A story of research, innovation, and collaboration

Mar 8 •

February 2025

Hardware Engineering Interview Resources

Interview resources entry level Design/DV/Architecture roles

Feb 25 •

Caches Deep Dive - Part 2: Optimization Techniques

In part 1 of the Caches Deep Dive series, I covered some basic concepts in designing a cache.

Feb 8 •

January 2025

Caches Deep Dive - Part 1: The Basics

Introduction to caches

Jan 25 •

#nojs-banner { position: fixed; bottom: 0; left: 0; padding: 16px 16px 16px 32px; width: 100%; box-sizing: border-box; background: red; color: white; font-family: -apple-system, "Segoe UI", Roboto, Helvetica, Arial, sans-serif, "Apple Color Emoji", "Segoe UI Emoji", "Segoe UI Symbol"; font-size: 13px; line-height: 13px; } #nojs-banner a { color: inherit; text-decoration: underline; } This site requires JavaScript to run correctly. Please turn on JavaScript or unblock scripts